I. INTRODUCTION
F ERROELECTRIC-GATE field-effect transistor (F-FET) memories are known to be one of the ultimate nonvolatile memories because of their remarkable features, such as nondestructive readout, high packing density, high reading speed, and low power consumption [1] , [2] , compared with ferroelectric random-access memories (FeRAMs). Furthermore, they have the advantages of low writing voltage, fast writing speed, and high endurance, compared with flash memories [3] . Although considerable researches on F-FET memories have been carried out [4] - [7] , F-FET memories have not been commercialized because of problems such as short retention time [8] , [9] and high writing voltage [10] , [11] . To overcome these problems, we have proposed a new F-FET memory (denoted as IF-FET memory), in which an intermediate electrode (IE) for data writing is inserted between the ferroelectric capacitor C f and the buffer layer (the gate) of a reading MOSFET (R-MOSFET) [13] - [15] . For data writing, using the IE, a writing voltage V W is applied directly to the C f without voltage dropping on the buffer layer, and for data reading, a reading voltage V R is applied between the top of C f and the source of R-MOSFET with the IE being electrically floated. The memory needs another MOSFET for data writing in addition to R-MOSFET. The detailed configuration is given in Section II. Recently, we have also proposed an improved reading operation for perfect nondestructive readout [16] . In this operation, we used two kinds of memory states, a positive remanentpolarization Pr + state and a nearly nonpolarized Pr 0 state in C f . For data reading, following a positive reading pulse with the magnitude V + R to decode the memory state of C f , a negative reading pulse with the magnitude V − R is applied to return the readout memory state to the initial one. It was confirmed experimentally that this reading operation improved the readout endurance more than 10 8 reading cycles and the retention time to exceed ten years [16] , using a discrete circuit of IF-FET memory or one memory cell. It can be expected that the nondestructive readout by this operation endures until ferroelectric properties of C f are degraded intrinsically such as fatigue and imprint. High endurance is another advantage of IF-FET over 1-transistor-1-capacitor (1T-1C) FeRAM in addition to the previously mentioned advantages of F-FET, except for that with high packing density. The high endurance results from the use of minor polarization-electric field (P -E) loops for data reading instead of full switching of polarization like that in FeRAM, which is explained in detail later. Ishiwara et al. proposed a 1-transistor-2-capacitor (1T-2C), whose operation principle is similar to IF-FET, as a substitute of conventional F-FET. The total area of 2C in 1T-2C cannot be reduced to and overlapped with the gate area of R-MOSFET, which is not suitable for high integration of the memory. On the contrary, C f of IF-FET can be fabricated just on the gate with the same area. The other comment on comparison with 1T-2C has been mentioned before [12] .
However, disturbance of data in the writing operation (write disturbance) of IF-FET occurs in the case of memory array structure of an integrated circuit, which is a serious problem for practical use. We propose a new writing operation of IF-FET after demonstrating the problem related to a previous writing operation. By using a discrete circuit, we have also verified experimentally that the new writing operation is write disturb free as compared with the previous one. Finally, with the obtained results, we discuss the integration of IF-FET and the related issue of reading voltage. II. PROBLEM AND IMPROVEMENT OF DATA DISTURBANCE Fig. 1(a) shows a schematic equivalent circuit of IF-FET memory, which consists of a ferroelectric capacitor C f connected serially to an n-channel R-MOSFET. In this figure, an output voltage V O is measured on a resistor R at the drain of the MOSFET, which is biased by a dc voltage V D . As memory states, we use a positive remanent polarization Pr + and a nearly nonpolarized Pr 0 . Fig. 1(b) shows not only the schematic P -E hysteresis loop and initial P -E curve (dotted lines) but also the two minor loops (solid lines). The minor loops represent the P -E traces during IF-FET reading operation for the Pr + and Pr 0 memory states. C fl and C fh are denoted as ferroelectric capacitances of Pr + state and Pr 0 state, respectively, which are values in response to the positive rising pulses for data reading. Because C f is proportional to the gradient of the P -E slope, the C fh of Pr 0 is larger than the C fl of Pr + . The outline of the previous operation is as follows: Both memory states are produced by applying writing voltages directly to the C f , where the drains are grounded at V D = 0. The writing voltage V W for Pr + state was a positive square pulse, and V W for Pr 0 state was a combined square pulse consisting of a positive pulse magnitude V + W followed by a negative pulse magnitude V − W , as shown in Fig. 1(a) Figs. 2 and 3 show the schematic arrays of IF-FET memory cells for the previous writing operation and the proposed writing operation, respectively, in integrated circuits. In each memory cell, an additional writing MOSFET (W-MOSFET) is used as a switch to short-circuit the R-MOSFET to the ground for data writing. The W-MOSFETs are integrated for the selection of writing cells. For large-scale integration, this configuration seems unsuitable because a 1C-2T occupies a large area. However, in an actual integrated circuit, the capacitor can be fabricated just over the gate of R-MOSFET, the area being the same as the gate. Therefore, the configuration of IF-FET memory consists of two transistors (2T memory) in practice. This issue is further discussed later. Fig. 4 also shows the comparison of bias timings of wordline and bitline pulses between the previous and the proposed writing operations, for Pr + and Pr 0 memory states. In the previous case, the wordline pulses for Pr + and Pr 0 states are different from each other, and the bitline pulses are the same but vice versa in the proposed case. The bottom figures in Fig. 4(a) and (b) show the equivalent circuits for high and low bitline voltages, respectively, of the memory cells in writing operation. When bitlines are high, the W-MOSFETs are ON-state, and the writing voltages are applied directly to C f . When bitlines are low, the W-MOSFETs are OFF-state, and the writing voltages are applied to C f and C i in series, which is similar to a readout case. Fig. 4(a) . The nonselected cells with the ground bit lines (e.g., the C 12 of Pr 0 and C 22 of Pr + ) are also applied by the writing voltages of Pr + and Pr 0 , respectively, and some voltages V f drop on the C f 's, as shown in Fig. 4(b) Fig. 4(a) , and then, V − W drops on the C f and C i in series until t e , as shown by the equivalent circuit in Fig. 4(b) . Because the bias condition on the C f and C i is the same as the nondestructive readout case, the Pr + state written by V + W remains even after the application of V − W . On the other hand, for the C 12 cell, the voltage of the B 21 line does not fall down to the ground until t e in which the whole writing pulse is finished. By this operation, the C 12 cell can be written into as a Pr 0 state. Because the waveform of the writing voltage is the same as the nondestructive reading voltage, the nonselected memory cell (e.g., C 13 ) is free from write disturbance.
III. EXPERIMENTAL SETUP
We examined the write disturbance using a discrete circuit, as shown in Fig. 1(a) . First, a Pr + or Pr 0 state was written into the C f by applying the writing voltage between the top and the IE, where the voltage had double periods to produce a steady memory state without writing errors. Next, we disturbed the stored memory by applying writing voltages between the top electrode and the ground continuously, floating the IE electrically. This bias condition could be taken as a writedisturbance situation of a nonselected cell in an integrated circuit. The number of writing times was varied from 10 0 to 10 8 , where one time was one period. After that, by measuring V O , we estimated the disturbance characteristics of the stored memory state. The sample structure of C f consisted of (RuO x : Although it is not necessary for the writing period to be very long in the light of domain switching time and time constant of the measurement circuit, we allowed it to coincide with the reading one. Fig. 5(a) shows the P -E hysteresis loops of the used PZT film, which were measured by a Sawyer-Tower circuit with a sine wave at 100 Hz. It can be observed that the P -E loops become saturated for applied voltages higher than 4 V. Thus, we set V Fig. 5(b) shows the relationships between the polarization P of the PZT film and the applied voltage V f to the film for the Pr + and Pr 0 memory states. For this measurement, the circuit shown in Fig. 1 was used at V D = 2.0 V, and the equivalent circuit is shown in the lower inset of Fig. 5(b) . The applied voltage was a modified triangular waveform as also shown in the upper inset of Fig. 5(b) . The maximum and minimum voltages were 3.5 and −2.1 V, respectively; the duration times of the positive and negative voltages were 62.5 and 37.5 μs, respectively; and the total or one periodic time was 100 μs. The maximum and minimum voltages and the total time were matched with the actual reading conditions of V + R , V − R , and one period, respectively. The duration times were unintentionally controlled because of the equipment specification, and their exact values are not physically important for this paper. The polarization P was calculated by the formula of P = 4V I · C i /(πD 2 t ), and V I was measured by an oscilloscope whose probe had the input resistance and capacitance of R p = 10 MΩ and C p = 10 pF, respectively. Because C i = 180 pF was much larger than C p and the time constant R p (C i + C p ) = 1900 μs was much larger than 100 μs, the input impedance of the oscilloscope can be ignored for this measurement. From this figure, it is shown that the curve slope of the Pr + state is lower than that of the Pr 0 state, and the capacitances of the PZT film for the Pr + and Pr 0 states are estimated to be ∼70 and ∼140 pF, respectively. It is also shown that both the P -V curves return to the measurement starting point or the origin after the one periodic measurement, which are similar to the minor loops shown in Fig. 1(b) . This implies that nondestructive readout is possible in IF-FET.
To produce Pr + memory states by the new writing operation in a discrete circuit, we added another MOSFET (W d -MOSFET) to the circuit of Fig. 1(a) , as shown in the inset of Fig. 6(a) without using W d -MOSFET. After experimentally confirming the nondestructive readout of the memory states written by the new writing operation, we investigated the write-disturbance characteristics.
IV. RESULTS AND DISCUSSION Fig. 6(a) and (b) shows the nondestructive readout characteristics for the Pr + and Pr 0 memory states, respectively. The memory state after each readout from the first to the tenth time was retained for 1 min under the condition that the IE was electrically floated and that the top electrode and the source and drain of the R-MOSFET were grounded. For every reading operation, the double periodic reading voltages were used. We can see that the characteristics for the Pr 0 state, as well as those for the Pr + state, show almost the same as any readout time. Then, the output difference ΔV O constantly remains approximately 1 V through all of the readout times. However, V O for the Pr + and Pr 0 states are decreased slightly with the readout times, and the V O for the second reading pulses are always lower than the first ones for any readout time. We can speculate possible causes for this phenomenon as follows: The negative pulse magnitude V − R of the reading voltage was adjusted so that the memory state could return to the initial memory state from the readout state by V + R . Because this adjustment was performed by only one readout time with one periodic reading voltage, the domain or polarization state of the C f might not become steady state, compared with readout memory states subjected to more readout operations. Therefore, some amount of negative domains or upward domains might be increased a little from the initial memory state by repeating the readout operation. Because we obtained nondestructive readout endurance over 10 8 cycles as previously reported [16] , it can be considered that the increment in volume of upward domain per one readout time is very small and is rapidly decreased with the number of readout times. Therefore, we can read out nondestructively the IF-FET memory written by the new writing operation. It is also noted that the response of V O is slow to the V + R pulse particularly in the Pr 0 state. This is not due to the circuit time constant (i.e., (C f //C i ) · R) because the time constant is approximately 0.2 μs and much smaller than the pulsewidth of 50 μs. The main reason may be the requirement of some time to switch polarization domains, whose dynamics are governed by nucleation and growth of the ferroelectric domain [17] - [20] . It has been reported that the volume fraction ΔP (t)/ΔP (∞) = p(t) of the switched domain, which is dependent of switching time t, can be described by
n ]. ΔP (t) is a switched polarization at t, and ΔP (∞), which strongly depends on an electric field E f in C f , is a saturation of switched polarization at infinite time. t 0 and n are called the characteristics switching time and dimensionality, respectively, of the growing domains. It is well known that t 0 depends on E f , crystal defect, grain size, electrode material, and so on. For example, Tagantsev et al. reported that p(t) was approximately 80% at t = 1 ms for a 135-nm-thick (111)-textured PZT film with an IrO x top electrode and E f = 100 kV/cm [17] . In our case, E f was approximately 100 kV/cm, and the switching time was approximately 50 μs. Because V I is proportional to ΔP (t), it varies with t corresponding to p(t). we can obtain much faster response because it has been reported that t 0 follows an experimental low of t 0 ∞ exp(α/E f ) [19] , [21] , where α is called as the activation field. Increasing V + R , however, probably leads to higher power consumption. Because ferroelectric films have a high potential of domain switching time of a few nanoseconds [22] - [24] , an operation time of IF-FET can be reduced to nanosecond order by improving the material properties of the ferroelectric film and electrode and the process techniques. occurs. This is because the positive writing voltages V W were applied continuously to the stored Pr 0 memory state, which was changed toward a positive polarization from nearly neutral. For the Pr + memory state, write disturbance due to both the Pr + and Pr 0 writing operations was not observed. Fig. 7(b) shows that there were no write disturbances due to the new writing operation for both memory states. Strictly speaking, the V O for both memory states are slightly decreased with the number of writing times. The same behavior is observed on V 0 O due to the Pr 0 writing disturbance shown in Fig. 7(a) . This is because the polarizations of both the memory states may gradually change from the initial states according to the number of writing times in the final steady state, as shown in Fig. 6 . The variations are so small to be negligible for the memory operation, and there is room to improve them further by adjusting the ferroelectric property of C f and the writing and reading pulse magnitudes [16] . Thus, from the results shown in Fig. 7(b) , it can be said that the new writing operation is effective for write disturb free in IF-FET memory.
Finally, we discuss the integration issue of IF-FET. As previously mentioned, one ferroelectric capacitor (1C) of IF-FET can be formed directly on the gate oxide layer of R-MOSFET, the area of 1C being the same as that of the R-MOSFET gate. Under this condition of area, it is examined whether an operation voltage of IF-FET is reliable or not for commercialization. We estimate threshold reading voltages V + TR for Pr + state and V − TR for Pr 0 state, at which V I is equal to V th of R-MOSFET. They are given by the following simple formulas [14] :
The assumptions for the estimation are as follows: The gate structure is metal/100-nm-thick ferroelectric/metal/3-nm-thick SiO 2 on Si in IF-FET, and V th is 1.0 V. The relative dielectric constants of C i , C fl , and C fh are 3.9, 200, and 400, respectively, according to the result shown in Fig. 5(b) . Under this condition, we obtain V + TR = 1.65 V and V − TR = 1.33 V. Because the difference between them is approximately 0.3 V, and the operation voltage can be less than 1.5 V, we can realize an IF-FET with the gate-stacked structure of metal/ferroelectric/metal/SiO 2 . If a connection terminal of the IE is extended not from the edge of the source or drain but from the side in the channel width direction, self-align process may be available at the expense of a small additional area. Thus, the actual area of IF-FET cell in integrated configuration is occupied roughly by 2T. We can reduce the occupied area if the 2T share the source or drain region in common. In static RAMs, thin-film transistors (TFTs) of polycrystalline Si are stacked over MOSFETs fabricated on a Si substrate to reduce the area per one memory cell [25] - [27] . If TFTs for W-MOSFETs are stacked over R-MOSFETs in integrated IF-FET, the packing density can be much increased. The drawback of IF-FET integration is technical complexity, such as fabrication of stacking TFTs over R-MOSFETs and the IEs between C f and C i , which induces high cast. This problem may be eased somewhat if the stacked layers (e.g., TFT) are fabricated at temperature lower than 400
• C. Low-temperature fabrication processes can reduce serious degradation of material properties (e.g., ferroelectric properties of C f ) in the under layers.
V. CONCLUSION
We have proposed a new operation for disturb-free writing in IF-FET memories. When Pr + and Pr 0 states are written into memory cells, wordlines are applied by the same writing voltages consisting of a positive pulse magnitude V + W followed by a negative V − W , whereas the bitlines are applied by voltages that differ from each other. For the Pr + state, the bitline voltage falls down from high to low before the writing pulse magnitude changes from V + W to V − W . On the other hand, for the Pr 0 state, the bitline voltage decreases when the whole writing voltage is finished. Because the waveform of the new writing voltage is similar to that of nondestructive reading voltage, IF-FET memory can be free from write disturbance. In fact, using the discrete circuit, we verified the usefulness of the new writing operation, showing disturb-free writing for any memory state for at least 10 8 writing times. Furthermore, we discussed the possibility of the high integration of IF-FET and estimated the reading voltage that would be sufficient for the commercialization of IF-FET using a PZT film. To further improve write disturbance and nondestructive readout characteristics, better optimization on memory structure, ferroelectric properties, writing and reading pulse magnitudes, and bias timing of bitline, among others, would be required.
